High-performance inversion-type enhancement-mode n-channel In 0.65 Ga 0.35 As metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒ with atomic-layer-deposited Al 2 O 3 as gate dielectric are demonstrated. A 0.5 m gate-length MOSFET with an Al 2 O 3 gate oxide thickness of 10 nm shows a gate leakage current less than 5 ϫ 10 −6 A / cm 2 at 4 V gate bias, a threshold voltage of 0.40 V, a maximum drain current of 670 mA/ mm, and transconductance of 230 mS/ mm at drain voltage of 2 V. More importantly, a model is proposed to ascribe this 80% improvement of device performance from In 0.53 Ga 0.47 As MOSFETs mainly to lowering the energy level difference between the charge neutrality level and conduction band minimum for In 0.65 Ga 0.35 As. The right substrate or channel engineering is the main reason for the high performance of the devices besides the high-quality oxide-semiconductor interface. Silicon-based technology will encounter physical and technical limits within the next decade, which motivates the semiconductor industry to explore alternative device technologies such as Ge, III-Vs, and carbon nanotubes to replace silicon as active channel materials. In the past four decades, great efforts have been made to search for low-defect, thermodynamically stable insulators for III-V metal-oxidesemiconductor field-effect transistors ͑MOSFETs͒. Although some high-performance depletion-mode ͑D-mode͒ III-V MOSFETs have been demonstrated previously, 1-5 the reported inversion-type enhancement-mode ͑E-mode͒ III-V MOSFETs suffer from low drain currents. [6] [7] [8] [9] [10] There are only two exceptions in the literature. One is molecular beam expitaxy ͑MBE͒ grown Ga 2 O 3 ͑Gd 2 O 3 ͒ / In 0.53 Ga 0.47 As MOS-FET with maximum drain current of 360 mA/ mm; 11 another one is atomic layer deposition ͑ALD͒ grown Al 2 O 3 , HfO 2 , or HfAlO / In 0.53 Ga 0.47 As MOSFETs with maximum drain current of 367-430 mA/ mm.
Silicon-based technology will encounter physical and technical limits within the next decade, which motivates the semiconductor industry to explore alternative device technologies such as Ge, III-Vs, and carbon nanotubes to replace silicon as active channel materials. In the past four decades, great efforts have been made to search for low-defect, thermodynamically stable insulators for III-V metal-oxidesemiconductor field-effect transistors ͑MOSFETs͒. Although some high-performance depletion-mode ͑D-mode͒ III-V MOSFETs have been demonstrated previously, 1-5 the reported inversion-type enhancement-mode ͑E-mode͒ III-V MOSFETs suffer from low drain currents. [6] [7] [8] [9] [10] 670 mA/ mm is obtained at a gate bias of 4 V and a drain bias of 2 V. The device performance has a significant leap in drain current, compared to our previous results on In 0.20 Ga 0.80 As MOSFETs. 8, 9 The maximum drain current is also 80% higher than those recent results from In 0.53 Ga 0.47 As MOSFETs. [12] [13] [14] The maximum drain current of 670 mA/ mm is the highest value ever reported in enhancement-mode III-V MOSFETs, including "implant-free" E-mode III-V MOSFETs with maximum drain current of 243-443 mA/ mm. 15, 16 Note that the device operation is fundamentally different between "implant-free" E-mode III-V MOSFETs and the conventional inversion-type E-mode III-V MOSFETs as demonstrated in this letter.
A maximum extrinsic transconductance G m is ϳ230 mS/ mm for In 0.65 Ga 0.35 As compared with G m of ϳ160 mS/ mm for In 0.53 Ga 0.47 As in Fig. 2͑a͒ . The extrinsic G m could be further improved by reducing equivalent oxide thickness and improving the quality of the interface. To evaluate the output characteristics more accurately, the intrinsic transfer characteristics are calculated by substracting the half of serial resistance R SD . The resulting intrinsic maximum drain current and transconductance for 0.5 m In 0.65 Ga 0.35 As MOSFET are 910 mA/ mm and 280 mS/ mm, respectively ͑not shown͒. By the conventional linear region extrapolation method or second derivative method, the extrinsic threshold voltage is determined around 0.40 V. The gate leakage current is very low, below 5 ϫ 10 −6 A / cm 2 at 4 V gate bias, which is more than eight orders of magnitude smaller than the drain on current. The drain current or transconductance is linearly inversely proportional to L mask as expected and start to saturate at L mask = 0.75 m. The maximum drain current has the potential to increase further by reducing gate length and/or implementing In richer InGaAs channels. Note that most of commercial GaAs technology, such as pseudomorphic highelectron-mobility transistor ͑pHEMT͒, has maximum drain current around 400 mA/ mm at 0.25 m gate length. For GaAs pHEMT, due to its high low-field mobility, the maximum drain current is mainly limited by the saturation velocity, modulation doping concentration and heterostructure itself. The maximum drain current saturates at 5 -10 m gate length and does not scale with gate length for short gate length devices. In contrast to GaAs pHEMT, the demonstrated surface channel InGaAs MOSFET, more or less like real Si MOSFET, has the gate length scalability down to submicron, as shown in Fig. 2͑b͒ . With further improved interface quality and improved heterostructure design, the maximum drain current could be way higher than the value that the doped GaAs pHEMT technology offers. Fig. 3 . The farther the E CNL locates from CBM, the more negative trapped charges are built in when the Fermi-level sweeps to CBM, the more difficult it is to realize a large amount of inversion charges to participate the transport. The traps not only reduce the mobile inversion charges, but also prevent further surface potential bending due to the Coulomb repulsion. Assuming a linear extrapolation exhibits in In x Ga 1−x As binary and ternary alloys 17 11 Another interesting material to double check the availability of the above model is InP. InP has the bandgap of 1.35 eV, which is very similar to 1.42 eV of GaAs. However, CNL locates only ϳ0.5 eV below CBM. 19 It is much easier to realized inversion-mode InP MOSFET than GaAs MOSFET. The 100 mA/ mm drain current InP MOSFETs have been demonstrated using ALD high-k dielectrics. 20 It also explains why Al 2 O 3 , HfO 2 , HfAlO, and even in situ grown Ga 2 O 3 ͑Gd 2 O 3 ͒ have the similar device performance on the same III-V substrate. The statement here does not exclude the effect of the interface quality, which is mainly determined by dielectric materials, surface preparation, and oxide formation, on device performance. But the high-mobility channel or substrate itself plays the most important role here. The detailed model description could be found in Ref. 21 .
A similar conclusion can also be reached by calculating the surface potential s or band bending condition for strong inversion on different substrates. The strong inversion requires s Ϸ͑2kT / q͒ln͑N A / n i ͒, where N A is channel doping concentration and n i is intrinsic carrier concentration. With N A of 1 ϫ 10 17 cm 3 , n i ͑GaAs͒ of 2 ϫ 10 6 cm 3 , and n i ͑InAs͒ of 1 ϫ 10 15 cm 3 , it is clear that it requires much less band bending or surface potential movement to realize strong inversion in In-rich InGaAs than in GaAs.
In summary, we have demonstrated unprecedented high device performance of inversion-type E-mode In 0.65 Ga 0.35 As MOSFETs using ALD Al 2 O 3 gate dielectrics. These results suggest III-V channel or substrate itself is the main determinant for the device performance of III-V MOSFETs, though the interface quality is also important. The substrate engineering is a very important perspective, requiring more attention in future III-V MOSFET research.
